-
Notifications
You must be signed in to change notification settings - Fork 50
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
target/sim: Add JTAG tasks for reg access and preloading #103
Conversation
* Can be used by platforms to halt CVA6 and preload a shared memory when execution happens on domains different than Cheshire.
d52cdba
to
33ad6a7
Compare
@paulsc96 rfc when you have time |
Here are my comments:
Admittedly, I could have given this feedback earlier, but these "oversights" (read: you dumped this code here without a second look at the diff) discouraged me a bit. It's faster and simpler to do what you should have done and clean up the diff, but you knew I would anyways 😉 Good on you for dodging work at my expense. |
Bonus round of comments (to be updated):
|
Here's my proposal for something mergeable:
If you want the non- |
cfe3329
to
98750bd
Compare
98750bd
to
36ffd2c
Compare
36ffd2c
to
49ddf21
Compare
* target/sim: Add JTAG tasks to read/write 32b registers * target/sim: Add JTAG task to halt and load binary Can be used by platforms to halt CVA6 and preload a shared memory when execution happens on domains different than Cheshire. * target/sim: Clean up added tasks --------- Co-authored-by: Paul Scheffler <[email protected]>
* target/sim: Add JTAG tasks to read/write 32b registers * target/sim: Add JTAG task to halt and load binary Can be used by platforms to halt CVA6 and preload a shared memory when execution happens on domains different than Cheshire. * target/sim: Clean up added tasks --------- Co-authored-by: Paul Scheffler <[email protected]>
* target/sim: Add JTAG tasks to read/write 32b registers * target/sim: Add JTAG task to halt and load binary Can be used by platforms to halt CVA6 and preload a shared memory when execution happens on domains different than Cheshire. * target/sim: Clean up added tasks --------- Co-authored-by: Paul Scheffler <[email protected]>
* target/sim: Add JTAG tasks to read/write 32b registers * target/sim: Add JTAG task to halt and load binary Can be used by platforms to halt CVA6 and preload a shared memory when execution happens on domains different than Cheshire. * target/sim: Clean up added tasks --------- Co-authored-by: Paul Scheffler <[email protected]>
First of three steps to merge back features/bugfixes from Carfield project. This is a testbench/simulation-only feature.
Remaining two steps (RTL features) are #102 and #74, to be addressed later